EPM9560GC280-20

highperformance EPLD, 7.0V, 25mA, 144 MHz, PGA

Rated 5 Rating 5 | reviews | Write a review

Price:: US $418.00~436.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $418.00~436.00

PartNumber:: EPM9560GC280-20

Brand:: Altera Corporation - ALTR | Pack: PGA | D/C: 98+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Anna's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-11-29

From Other Seller

Part Number:EPM9560GC280-20
US $418.00 - 436.00
TMS320C6414TBGLZA7

US $58.00 - 65.00 / Piece
(0) Remove
SLA4060

US $0.80 - 1.20 / Piece
(0) Remove
Quantity:

piece

Product Summary

The EPM9560GC280-20 is an in-system-programmable, high-density, highperformance EPLD based on Altera third-generation MAX architecture. Fabricated on an advanced CMOS technology, the EEPROM-based EPM9560GC280-20 provides 6,000 to 12,000 usable gates, pin-to-pin delays as fast as 10 ns, and counter speeds of up to 144 MHz. The -10 speed grade of it is compliant with the PCI Local Bus Specification, Revision 2.2.

Parametrics

EPM9560GC280-20 absolute imum ratings: (1)VCC Supply voltage With respect to ground: -2.0V to 7.0V; (2)VI DC input voltage With respect to ground: -2.0V to 7.0V; (3)VCCISP Supply voltage during in-system programming With respect to ground: -2.0V to 7.0V; (4)IOUT DC output current, per pin: -25mA to 25mA; (5)TSTG Storage temperature No bias: -65℃ to 150℃; (6)TAMB Ambient temperature Under bias: -65℃ to 135℃; (7)TJ Junction temperature Ceramic packages, under bias: 150℃; PQFP and RQFP packages, under bias: 135℃.

Features

EPM9560GC280-20 features: (1)High-performance CMOS EEPROM-based programmable logic devices (PLDs) built on third-generation Multiple Array MatriX (MAX) architecture; (2)5.0-V in-system programmability (ISP) through built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface; (3)Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990; (4)High-density erasable programmable logic device (EPLD) family ranging from 6,000 to 12,000 usable gates (see Table 1); (5)10-ns pin-to-pin logic delays with counter frequencies of up to 144 MHz; (6)Fully compliant with the peripheral component interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2; (7)Dual-output macrocell for independent use of combinatorial and registered logic.