XC4013E-4HQ208C

XC4013E-4HQ208C, field programmable gate array, QFP-208, 5V, 80 MHz

Rated 5 Rating 5 | reviews | Write a review

Price:: US $27.81~29.45 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $27.81~29.45

PartNumber:: XC4013E-4HQ208C

Brand:: Xilinx, Inc - Xilinx | Pack: QFP | D/C: 97+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Anna's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-08-01

From Other Seller

Part Number:XC4013E-4HQ208C
US $27.81 - 29.45
iphone5 data cable

US $4.00 - 5.00 / Piece
(0) Remove
CM2030-A0TR

US $0.92 - 2.50 / Piece
(0) Remove
Quantity:

piece

Product Summary

The XC4013E-4HQ208C is a field programmable gate array, implemented with a regular,flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile routing resources, and surrounded by a perimeter of programmable Input/Output Blocks (IOBs). The XC4013E-4HQ208C has generous routing resources to accommodate the most complex interconnect patterns.

Parametrics

XC4013E-4HQ208C absolute maximum ratings: (1)Power-On Reset, TPOR: 10 to 33 ms; (2)Program Latency, TPI: 30 to 200 ms per CLB column; (3)CCLK (input) Delay (required), TICCK: 4 μs; (4)CCLK (input) Period (required), TCCLK: 100 ns.

Features

XC4013E-4HQ208C features: (1)System featured Field-Programmable Gate Arrays: Select-RAMTM memory: on-chip ultra-fast RAM with; synchronous write option; dual-port RAM option; Fully PCI compliant (speed grades -2 and faster); Abundant flip-flops; Flexible function generators; Dedicated high-speed carry logic; Wide edge decoders on each edge; Hierarchy of interconnect lines; Internal 3-state bus capability; Eight global low-skew clock or signal distribution networks; (2)System Performance beyond 80 MHz; (3)Flexible Array Architecture; (4)Low Power Segmented Routing Architecture; (5)Systems-Oriented Features: IEEE 1149.1-compatible boundary scan logic support; Individually programmable output slew rate; Programmable input pull-up or pull-down resistors; 12 mA sink current per XC4000E output; (6)Configured by Loading Binary File: Unlimited re-programmability; (7)Read Back Capability: Program verification; Internal node observability; (8)Backward Compatible with XC4000 Devices; (9)Development System runs on most common computerplatforms: Interfaces to popular design environments; Fully automatic mapping, placement and routing; Interactive design editor for design optimization.