Product Summary

The EPM7128SLC84-15 is a high-density, high-performance PLD. The EPM7128SLC84-15 is based on Alteras second-generation MAX architecture. Fabricated with advanced CMOS technology, the The EPM7128SLC84-15 provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz.

Parametrics

EPM7128SLC84-15 absolute maximum ratings: (1)VCC Supply voltage With respect to ground: –2.0 to 7.0 V; (2)VI DC input voltage: –2.0 to 7.0 V; (3)IOUT DC output current, per pin: –25 to 25 mA; (4)TSTG Storage temperature No bias: –65 to 150 ℃; (5)TAMB Ambient temperature Under bias: –65 to 135 ℃; (6)TJ Junction temperature Ceramic packages, under bias: 150 ℃; (7)PQFP and RQFP packages, under bias: 135 ℃.

Features

EPM7128SLC84-15 features: (1)High-performance, EEPROM-based programmable logic devices (PLDs)based on second-generation MAX architecture; (2)5.0-V in-system programmability (ISP)through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG)interface available in MAX 7000S devices ISP circuitry compatible with IEEE Std. 1532; (3)Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S devices; (4)Built-in JTAG boundary-scan test (BST)circuitry in MAX 7000S devices with 128 or more macrocells; (5)Complete EPLD family with logic densities ranging from 600 to 5,000 usable gates; (6)5-ns pin-to-pin logic delays with up to 175.4-MHz counter frequencies (including interconnect); (7)PCI-compliant devices available.

Diagrams

EPM7128SLC84-15 pin connection

Image Part No Mfg Description Data Sheet Download Pricing
(USD)
Quantity
EPM7128SLC84-15
EPM7128SLC84-15


IC MAX 7000 CPLD 128 84-PLCC

Data Sheet

0-1: $11.40
EPM7128SLC84-15N
EPM7128SLC84-15N


IC MAX 7000 CPLD 128 84-PLCC

Data Sheet

0-1: $11.40